Abstract: This paper describes the design of an automatic parallelization framework. The kernel supplied at its front end was suggested as an instrument for parallel potential assessment. It was used to measure the maximum achievable speedups in the major set of the CHStone benchmark suite programs. In such framework, we suggested the liberation of parallelism incrementally. We proposed a data dependency heuristic-based transformation method to make true dependences dissociation. We generated an internal representation ( IR 2 ), where the Banerjee test conditions are met. Two among three of Banerjee test conditions came to be committed. In shared memory many/multicore platforms, the third condition could be satisfied by privatization. We would be able to choose the safe and the opportune pairwise (mapping-privatization) scheme among a number of threads mapping scenarios that become available in the IR 2 structure. Instrumentation on a subset of CHStone benchmark was carried out as a validity proof of our proposal, and the results confirmed that our framework kernel is robust.
Introduction
Demands for parallelizing frameworks are expected to increase considerably in the near future for two reasons. First, the popularity of multicore architectures is continuously growing, and second, the circuits have approached the physical barriers that are imposed by the frequency wall. A wide range of applications [1] [2] [3] have already been suggested within parallel implementations. Some parallelizations are carried out also using the semiautomatic platforms and the annotations/directives oriented frameworks like CUDA and OpenMP [4] [5] [6] [7] . Although semiautomatic tools are often used for parallel implementation, they are not as easily applicable as it appears [8] .
Full automatic parallelization tools are supposed to be reliable instruments for parallel implementations. However, their popularity is not at the desired level. It seems that they are not attractive enough. Thus, they need to be notably improved. Generally, parallelization frameworks [9] [10] [11] [12] are source-to-source compilers. They involve mainly a number of modules to cover the generation of an Internal Representation (IR) after parsing, modules for profiling, analysis engines, modules for transformation passes, and finally rolling-back parsing modules to generate output sources. The most challenging tasks for parallelization tools are firstly, identifying * Correspondence: aimad_ne@yahoo.fr This work is licensed under a Creative Commons Attribution 4.0 International License. the parallel sections, and secondly, mapping these sections to Parallel Execution Units (PEU). We use PEU as a generic term. Nowadays, in shared memory many/multicore systems, PEU could simply be simultaneous threads that run on separate cores. They could also be some personalized parallel hardware if parallelization is targeting a high-level synthesis (HLS) for FPGA or if it targets specialized plate-forms.
Separation of parallel portions of programs is not an evident task since algorithms generally contain a lot of complex dependencies. Data dependences need to be profiled adequately to make parallelization successful.
Several works [13] [14] [15] [16] [17] have already investigated data dependence profiling. In these works, data dependence profiling has not been addressed exclusively for automatic parallelization purposes. It has been investigated in a wide context of compilation optimizations. It has been addressed to deal with a number of optimizations such as partial redundancy elimination (PRE), runtime code scheduling [14] , and performance tuning [16] .
Integration of such profilers in autoparallelization tools seems to be challenging since some of them, particularly the dynamic data-dependence profilers [15] [16] [17] , suffer from runtime overhead and memory overhead. Li et al. [16] stated that runtime overhead may elongate the analysis for several hours. Usually, those profilers use binary instrumentations and operate at the lower level of abstraction. In our opinion, this makes them not appropriate for integration in autoparallelization frameworks.
Mapping is the second critical task in automatic parallelization. Most works [18] [19] [20] [21] adopted the common pairwise (threads, iterations-loops) mapping scheme for multicore architectures. Usually, they concentrate the dealing on loops regions and make loops iterations spread over threads. Some proposed techniques for making privatization successful [20] [21] [22] , while others suggested threads speculations algorithms [18, 19, 23] .
Unlike polyhedral tools [24] , the parallelization compiler that we have built is not restricted to only certain code regions satisfying some exigencies and conditions. It does not focus only on some portions and constructs. The instrument we are suggesting allows the determination of parallel potential in all kinds of C programs. There are no restrictions or conditions about loops or their nests or subscripts. There is no focus only on particular regions. There are no prior suggestions or hypotheses about the code. The compiler we suggest here allows discrimination of parallelism inside deeply nested structures even if the inherent parallel potential is slight.
In privatization techniques, each thread maintains a copy of the privatized data. By such concept, we may avoid the conflict access to the shared space. However, in the mainstream parallelization techniques when we suggest the pairwise mapping, Thread-iteration-loop, the problem of privatizing data arises. Data cannot be privatized if its definition (Def ) may reach its Use in other iterations, i.e. Defs in some threads may reach the corresponding Uses in other threads. Since we have commonly substantial loop-carried dependences in programs, data that cannot be privatized are very frequent in the pairwise thread-iteration-loop mapping scheme. Application of privatization in this case is too hard.
So, in this work, we suggested the liberation of parallelism incrementally in two steps. In the first step, we proposed a particular transformation that mitigates the major difficulties encountered in other tools. We obtained an appropriate structure notated IR 2 where we do not have to worry about all kinds of dependencies; instead, we have to deal with only the false dependences. False dependences alone do not raise serious problems if the adequate privatization scheme is chosen. In the second step, we selected the opportune mapping scheme among a number of mapping scenarios that become available thanks to this novel structure and we applied the convenient privatization. In this work, we will do the following:
• We give a brief description of the front-end part of our parallelizer. We clarify how parallelization would be made less hard using the concept of Incremental Conditions Committing (ICC).
• We illustrate how the kernel could be used as a reliable tool for theoretical parallel potential assessment.
We instrument a subset of CHstone benchmark suite as a validity proof of our proposals and we expose the results as approximate estimations of the theoretical speedups.
Framework description

Framework architecture
State-of-the-art parallelization compilers like those provided in [10, 12, 25, 26] operate transformations to grant safety parallelization for a maximum possible number of loops. Results of transformations are either a set of annotations or some semantic modifications using optimization techniques such as induction variable reduction, reduction variable, constant folding, and dead code elimination. This makes loops less vulnerable to the conflicts in the pairwise thread-iteration-loop mapping scheme. In the present investigation, we fundamentally used the simple concept of incremental conditions commit- This third condition would be satisfied by combining the privatization technique with an appropriate mapping. Privatization here would not be subject to the problems encountered in other frameworks since we performed a particular mapping and not the classical pairwise mapping thread-iteration-loop. Figure 1 summarizes the design logic of our compiler. After being parsed, the program is translated to an Abstract Syntax Representation (ASR) also referred to as first internal representation IR 1 . It then undergoes a second particular transformation where a total data dependency resolution it is carried out. Only the false dependences remain in the resultant structure. The outcome is a set of directed graphs which are considered the second internal representation IR 2 and are called "the Map".
Work-flow
The construction of the Map is guided mainly by the data dependency heuristic. We fundamentally used the use-def chaining. A number of techniques, especially function in-lining, loops unrolling, aliasing, constant and copy propagation among others, are imperatively needed. Other analysis and optimization techniques commonly involved in other compilers were discarded because their effect would be neutralized in the suggested transformation process. Use-def chaining is applied from the top to the bottom for each def in the whole sets of program defs to carry out a reduced equivalent set. In this reduced set, there was not any true dependence between any pair of defs. So, the two Banerjee test conditions [27] RAW and WAW were met. The Map is a set of directed graphs that express the program outputs and the whole processing involved for their production. It is also a representation of the equivalent set of defs previously produced by the use-def chaining. Figure 2 shows a partial result of the Map that was generated by the compiler on instrumenting Algorithm 1 as an input program.
Algorithm Adaptive filtering kernel (as an arbitrary algorithm example involving nested loops-carried dependencies)
a) The generic pseudo algorithm 1:
end for b) Variant of adaptive filtering kernel explicitly in C 1:
f or(i = 0; i < f ilter-order; i + +)
8:
W [i] = W [i] + µm * err[i] * X input [i + k − f ilter-order]
9: }
It was chosen just to illustrate the effect of the transformation IR 2 when we deal with the loop-carried dependencies within nested loops. There are no restrictions about the code. Note that we can process all kinds of algorithms even if they contain highly complex structures.
Given that k0 has been set to 4 (k0 = 4) and filter-order set to 3, we obtain the two outputs Yestimated [4] and Yestimated [5] and their DFGs in Figure 2 . We can now globally assess the parallel potential of the target program. Accordingly to Amdhal's law, the theoretical maximum achievable speedup Smax is limited by the inherent sequential fraction: "fs" and given as:
where f s can be expressed as follows:
The Map expresses the outputs program by their total enchained defs. Nodes that are aligned orthogonally form a depth level in the DFG from left to right as indicated in Figure 2 . Thus, Speedup may be evaluated as follows:
total workload N umber of depth levels .
Instrumentation in the CHStone benchmark
It is important to know how much parallelism there is in the applications that are considered for parallelization. Unfortunately, to our knowledge, this issue has almost never been considered before in any parallelization tool. In other words, it has not been inspected concretely. The present parallelization framework acts as well as an instrument allowing the assessment of the intrinsic parallel potential and the theoretical speedups. Quantifying the intrinsic parallel potential accurately helps to deal with the resources management more rigorously, avoids overallocations, expands the parallel benchmarking options, and more importantly, it may assist to drive the adequate decisions in some parallelization scenarios. False dependences are still scrambled in the Map. False dependence expresses just the use of the memory location. It does not penalize the parallelization if data were privatized or renamed. So, the measures carried out here indicate the maximum achievable speedups for SMT in many/multicore systems if privatization is done properly in conjunction with an adequate mapping. 
CHStone benchmark
CHStone benchmark [28] consists of 12 programs with self-contained test vectors. Programs are selected from various application domains such as arithmetic, media processing, security, and microprocessor. A large variety of benchmark tests have been proposed in the literature. They are designed and tuned continuously to assess specific capabilities of systems and frameworks. The NASA Advanced Supercomputing (NAS) Parallel Benchmarks (NPB) are a small set of programs designed to help evaluate the performance of parallel supercomputers.
They are derived from computational fluid dynamics (CFD) applications and consist of five kernels and three pseudoapplications. All three pseudoapplications included in this set relate to linear systems solving. SPEC's benchmarks were developed to evaluate the performance and energy efficiency of the newest generation of computing systems. Large sets of tests in SPEC's benchmarks were devoted to a variety of computing branches including Cloud, CPU, graphics/workstation, and also the high performance computing (HPC). The older releases SPEC CPU2000 and SPEC HPC2002 were devoted respectively to CPU and HPC branches tests. The integer component of SPEC CPU2000 consists of a dozen of applications that include specifically among others the well-known applications: gzip, vpr for FPGA placement and routing, gcc, parse and twolf for place and route simulation. SPEC HPC2002 consists of the SPECCHEM 2002 benchmark which is based on a quantum chemistry application, SPECENV 2002 benchmark which is based on a weather research, and the SPECSEIS 2002 benchmark which represents an industrial application that performs time and depth migrations used to locate gas and oil deposits. We privileged the use of CHStone tests. Kernels included in CHStone benchmark have equilibrate sizes, they have a good reputation and are given explicitly in C with a large syntax diversity and extensive inside-merged dependencies. For the context of the present investigation, it may constitute an acceptable choice for the validation proof. The programs included in the chosen set are AES, ADPCM, GSM, and BLOWFISH. 
Results and discussions
The measures exposed in Table 1 indicate the approximate limits of the maximum achievable speedups. In the context of SMT for many/multicore systems, these limits could be reached only if the parallelization framework implements the optimal solution available in the mapping-privatization schemes offered by the IR 2 structure. In other words, they are the maximum achievable speedups without considering the penalties occasioned by the false dependencies. The speedups are calculated according to Eq. (3). The workload of each program is also evaluated by the instrumentation within the tool.
In Tables 2-4 , the inherent parallel potential of the most significant functions in the kernels GSM, AES, and BLOWFISH are given as well. They are instrumented individually. It is known that in cryptography, kernels data are highly correlated, which restricts the parallel potential as we can see it particularly in KeySchedule() and BF_set_key() functions. These functions belong respectively to the AES and BLOWFISH kernels. In GSM and ADPCM kernels, data are also somewhat correlated; however, it was revealed by instrumentation that parallel potential in these programs is relatively good.
A number of mapping-privatization schemes become available in the structure IR 2 already generated. They are not discussed in this paper, but in these schemes, the parallelization will be made less hard because we have to worry about only the false dependences. In counterpart, in the most of the state-of-art compilers [9] [10] [11] , where the conventional thread-iteration-loop mapping scheme is used, all kinds of dependences (true dependences and antidependences) still merged among threads, which makes parallelization difficult. The pairwise mapping scheme that we call thread-final-def is one of the simplest schemes we can apply here without difficulties. Without further details, the overall concept of this mapping is that we have to assign each tree (or graph) from the Map to one thread. In conjunction, we should apply data privatization. In these novel schemes of mapping, privatization is safe to make.
Conclusion
Most of today's parallelization compilers and semiautomatic tools usually implement the thread-iteration-loop mapping scheme. They have to recognize either the loops that are occasionally easy to schedule or the loops that can be slightly modified to fit in the thread-iteration-loop mapping scheme. Consequently, not all loops and not all regions are expected to be treated even if sometimes they hold a great parallel potential. In such autoparallelization frameworks, since they usually preserve the loops constructs and semantics, substantial dependencies of all kinds (true and false dependences) are expected to still keep among the loops iterations in the annotated/modified code. So, in order to beneficially apply this conventional thread-iteration-loop mapping scheme, one has to deal with the threads speculations, threads synchronizations, threads squashes, the questions of inter-threads results committing and/or the policies of the data privatization properly. All these concerns considerably constrain the parallelization task and make it difficult. We have proposed the incremental conditions committing approach. In the IR 2 representation, we have to worry about only the false dependences, which enables us to apply privatization with less difficulties. In this structure, several mapping schemes are offered and not just the conventional thread-iteration-loop scheme. We would be able to choose the most appropriate one to use with a safe privatization. We also have the choice to apply the proposed approach selectively on code portions: either on separate loops regions, on code segments, or also individually to functions.
